

502-009.eps





FIGURE 2

2MULT – CS2112 Compatible mode 2 independent multipliers





FIGURE 3A

4ADD32 – Sum of 4 32-bit inputs





FIGURE 3B

4ADD16 – Sum of 4 packed 16-bit inputs, sum of upper, lower 16-bits





FIGURE 3C

4MULT – 4 multipliers with pack 16-bit inputs





FIGURE 30

4MULTSUM – Sum of 4 multipliers





FIGURE 3E

4MULT2SUM – 2 Sums of 2 multipliers





FIGURE 3F

CMULT – 32-bit output complex multiply with 32-Bit accumulation input, Assumes real part in High 16-bits, imaginary in Low 16-bits





FIGURE 36

CMULT16 – Complex Multiplier with 16-Bit Packed data, and indepnt delay path.
Assumes real part in High 16-bits, imaginary in Low 16-bits





FIGURE 3H

4FIR - 4 tap FIR filter





FIGURE 31




FIGURE 5




FIGURE 4





FIGURE 6

[illegible]

FIGURE 7



502-136.eps

FIGURE 8

Figure 1 is a schematic diagram of a 3x3 grid of tiles. The top-left tile is labeled "TILE 0" and contains a box with the text "Select as registered input for desired DPU/MULT". The middle-left tile is labeled "TILE 1". The bottom-left tile is labeled "TILE 2" and contains a box with the text "MUX from desired DPU/MULT 0 Reg onto one of three available Global Vertical Nets". The other tiles in the grid are also labeled "TILE 0" and "TILE 1". The diagram shows a grid of lines representing the tiles and their connections.

502-135.epa




FIGURE 11




FIGURE 12




FIGURE 13